



Disruptive Developments for Advanced Die Attach to Tackle the Challenges of Heterogeneous Integration

Hugo Pristauz & Andreas Mayr, Besi Austria
presented by: Stefan Behler, Besi Switzerland

ECTC 2018 / San Diego



Introduction

Current Integration Architectures


Future Integration Architectures

Demand for High Capabilities

Disruptive Developments

Conclusions & Take-aways

Is the End of Moore's Law Coming?



Many predictions of the end of Moore's Law
(last prediction by Gordon Moore -> 2025)

Enhanced Capabilities Demanded



Application	Accuracy	Clean Class	Throughput	Working Area
2D-FCBGA (mass reflow)				
WL/PL-FO (organic RDL)				
WL-FO (inorganic RDL)				
3D-SICs (TC bonding)				
Classical 2.5D (mass reflow)				
Bridge Embedding				
Dielet Platform (hybrid bonding)				
3D-SOCs (hybrid bonding)				
Transfer Printing (mass transfer)				



Introduction

Current Integration Architectures




Future Integration Architectures

Demand for High Capabilities

Disruptive Developments

Conclusions & Take-aways

2D-Side-by-Side Packages




Intel's Knights Landing™


Shinko's i-THOP™ laminate

- Conventional 2D Multi Chip Package architectures, typically FC-BGA,
- Either MR-FC bonding or TC-Bonding
- Interconnection of active side-by-side die is accomplished by either (wire bonded) wires and/or substrate traces


Organic RDL Based Packages




Infineon's eWLB




Freescale's RCP



Deca's M-series



Amkor's SWIFT






ASE's FOCoS



TSMC InFO

- Organic RDL based WL/PL-Fan-out packaging technology
- Interconnection of active side-by-side die is accomplished by an organic redistribution layer (RDL)


Inorganic RDL Based Packages




Based on inorganic RDL (silicon oxide, silicon nitride)

- a) 2.5D TSV based or TSV-less silicon or glass interposer packaging
- b) embedded silicon bridges (EMIB™)
- c) CoWoS (Chip on wafer on Substrate): 2.5D Si-interposer on substrate


3D-Stacked IC (3D-SIC)




Hybrid Memory Cube
(HMC)



High Bandwidth Memory
(HBM)



Stacked DRAM
(3DS)



Amkor's Possum™
(F2F)

- Direct interconnected active die which are 3D arranged
- a) 3D TSV based packaging
- b) 3D Face-to-face packaging



Introduction




Current Integration Architectures

Future Integration Architectures

Demand for High Capabilities


Disruptive Developments

Conclusions & Take-aways

	3D-SIC		3D-SOC	
wiring level	Global	Semi-global	Intermediate	Local
2-tier stack				
Contact Pitch	40 \Rightarrow 20 \Rightarrow 10 \Rightarrow 5 μm	5 \Rightarrow 1 μm	2 μm \Rightarrow 0.5 μm	200 \Rightarrow 100 nm
Relative density:	$1/16 \Rightarrow 1/4 \Rightarrow 1 \Rightarrow 4$	4 \Rightarrow 100	50 \Rightarrow 400	5000 \Rightarrow 10000
Partitioning	Die	blocks of standard cells		Gates

IMEC
3D-Roadmap


OPENSPARC T2



3D-SOC Study for
OpenSPARC T2
to be 3D-integrated
into
Logic + Memory

Source: Philipp Absil,
“Overview of the 3D
Technology Landscape
And Challenges”,
Semicon korea 2016:

2.5D Chiplet (Dielet) Platforms



DARPA's CHIPS Program [1]

- CHIPS = chiplet (dielet) platform
- Chiplet = functional, verified, re-usable IP block, realized in physical form [2]


Source:

[1] D.S. Green, "DARPA's CHIPS Program, and Making Heterogeneous Integration Common", 3D-ASIP 2017

[2] S. Shumarayev, "Heterogeneous Platform – Innovation with Partners", 3D ASIP 2017


[3] S. Iyer, "3D-SOCs Through Advanced Packaging", 3D-ASIP 2016

Key constraints: Interconnect pitch and dielet size



Pitch sweet spot between 2 and 10µm for chiplet (dielet) based HI platforms [3]

- Example of transfer-print compatible micro devices
- Devices are undercut and anchored using MEMS-processing technologies
- Throughput proposals beyond 300.000 components/hour
- 1.5μ @ 3σ accuracy required



Source: Kanchan Ghosal / X-Celeprint:

“Mass Transfer of Microscale Devices Using Transfer Printing, 3D ASIP Conference, 2017



Introduction

Current Integration Architectures


Future Integration Architectures

Demand for High Capabilities

Disruptive Developments

Conclusions & Take-aways

Drive for Higher Accuracy



comparison of Heterogeneous Integration architectures according to bump pitch metrics and areal density

$$\text{areal density} = 1 / (\text{bump pitch})^2$$

$$\text{placement accuracy @ } 3\sigma \approx (\text{bump pitch}) / 10 \text{ *)}$$

*) center accuracy for self centering processes, like MR-FC
corner accuracy for non self centering (FO, TC, hybrid bonding)

Enhanced Capabilities Demanded

	Application	Accuracy	Clean Class	Throughput	Working Area
	2D-FCBGA (mass reflow)	5-10 μ @3 σ (die center)	ISO-6	15-20 kCPH	300 x 125 mm
	WL/PL-FO (organic RDL)	3-10 μ @3 σ (die corners)	ISO-5	15-40 kCPH	ϕ 300 mm 650 x 550 mm
	WL-FO ^{a)} (inorganic RDL)	2-3 μ @3 σ (die corners)	ISO-5	5-10 kCPH	ϕ 300 mm
	3D-SICs (TC bonding)	2-3 μ @3 σ (die corners)	ISO-5	3-5 kCPH (tack & gang)	ϕ 300 mm
	Classical 2.5D ^{c)} (mass reflow)	3-5 μ @3 σ (die center)	ISO-5	5-10 kCPH	ϕ 300 mm
	Bridge Embedding ^{b)}	0.5-2 μ @3 σ (die corners)	ISO-4	2-5 kCPH	650 x 550 mm
present	Dielet Platform (hybrid bonding)	0.2-1 μ @3 σ (die corners)	ISO-3 (ISO-2)	5-10 kCPH	ϕ 300 mm
	3D-SOCs (hybrid bonding)	50-500nm@3 σ (die corners)	ISO-3 (ISO-2)	1-5 kCPH	ϕ 300 mm
future	Transfer Printing (mass transfer)	0.5-2 μ @3 σ (die corners)	ISO-5 (ISO-4)	50-300 kCPH	650 x 550 mm (920 x 730 mm)



Introduction


Current Integration Architectures

Future Integration Architectures

Demand for High Capabilities

Disruptive Developments

Conclusions & Take-aways




Advanced Gantry System

- Decoupled metrology
- Water cooled

Strength


- 2μ @ 3σ global*)
pick & place accuracy
- Roadmap: 1μ @ 3σ global*)
pick & place accuracy

*) 'global' means: no local fiducials!



'Van Gogh Alignment' Method


To achieve 200nm@3 σ placement accuracy (@ 1000 UPH)



Principle

1. tool reference marks next to the die
2. upward camera determines position of die fiducial relative to tool reference mark
3. downward camera determines position of substrate fiducial relative to tool reference mark
4. Calculation of resulting misalignment and correction with ,Nano Actor'


ISO-3 clean concept for Datacon 8800 platform



1. Use of ISO-3 compatible cables & vacuum hoses
2. Covering all energy chains – exhaust dirty air from inside of covers
3. Introducing horizontal, HEPA filter cleaned laminar flow
4. Loading substrate and diced wafers from FOUPs via EFEMs

Multi-nozzle bond head concept for Datacon 8800 platform

- Common z-axis for 4 nozzles
- Individual mini-stroke per nozzle to move nozzle into working or standby position



Throughput Target:

- 20.000+ chips/hour
- ϕ 300 or 650x550 mm

1. Sequential picking of dies
2. Concurrent (parallel) transfer of 4 dies
3. Concurrent (parallel) upward vision of 4 dies
4. Sequential bonding of dies



Introduction

Current Integration Architectures

Future Integration Architectures

Demand for High Capabilities

Disruptive Developments

Conclusions & Take-aways

- Advanced Die Attach will be in future a key technology for Heterogeneous Integration.
- Roadmaps are proposing 40->10 μ pitch for 2.5D/3D SIC, 10-2 μ pitch for dielet/chiplet 2.5D platforms, and 5->1 μ pitch for 3D-SOCs.
- Hybrid bonding is believed to be the killer technology for sub micron W2W, D2D or D2W 2.5D/3D integration architectures
- hybrid bonding is driving sub- μ m placement accuracy with ultra clean conditions (ISO3->ISO2), while cost down drives throughput beyond 20.000 UPH on GEN-3 panel level (650 x 550 mm)
- 4 disruptive developments for Advanced Die Attach
 - Water cooled Advanced Gantry System based on decoupled metrology
 - ‘Van Gogh Alignment’ method for nanometer scale placement accuracy
 - ISO-3 clean concept for 8800 advanced die attach platform
 - Quattro-nozzle bond head for parallel die transfer and sequential pick/place



Besi



Thank You!